

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/541,957	02/02/2006	Walter Fix	411000-138	8170	
DIE WIECE OF OPENIE			INER		
			CHHAYA, SWAPNEEL		
5 BECKER FA ROSELAND, 1			ART UNIT	PAPER NUMBER	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2822		
			·		
			MAIL DATE	DELIVERY MODE	
		•	01/28/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

			1H		
•	Application No.	Applicant(s)			
	10/541,957	FIX ET AL.			
Office Action Summary	Examiner	Art Unit			
	Swapneel Chhaya	2822			
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet wit	th the correspondence addr	ess		
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING E - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNIC 136(a). In no event, however, may a re I will apply and will expire SIX (6) MONT te, cause the application to become ABA	CATION. Sply be timely filed THS from the mailing date of this commandoned (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 08.	July 2005.				
2a)⊠ This action is FINAL . 2b)☐ Thi	is action is non-final.				
3) Since this application is in condition for allowated closed in accordance with the practice under			nerits is		
Disposition of Claims					
4)⊠ Claim(s) <u>1,2,4-10 and 12-20</u> is/are pending in	the application.				
4a) Of the above claim(s) is/are withdra					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1,2,4-10 and 12-20</u> is/are rejected.		•			
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/o	or election requirement.	·			
Application Papers			•		
9)☐ The specification is objected to by the Examin	er.				
10)⊠ The drawing(s) filed on 10/17/2007, 7/8/2005 is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.					
Applicant may not request that any objection to the	= ' '				
Replacement drawing sheet(s) including the correct	•	, .	• •		
11)☐ The oath or declaration is objected to by the E	xaminer. Note the attached	Office Action or form PTO	-152.		
Priority under 35 U.S.C. § 119					
12)⊠ Acknowledgment is made of a claim for foreign a)⊠ All b)□ Some * c)□ None of:	n priority under 35 U.S.C. §	119(a)-(d) or (f).			
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Burea	ıu (PCT Rule 17.2(a)).				
* See the attached detailed Office action for a list	t of the certified copies not r	eceived.			
Attachment(s)					
Notice of References Cited (PTO-892)		ummary (PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08))/Mail Date formal Patent Application			
Paper No(s)/Mail Date	6) 🔲 Other:				

Application/Control Number: 10/541,957

Art Unit: 2822

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 2, 5, 6, 9, 10, 14, 17, 3, 11, 15, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hart (U.S. Patent 6, 362, 509).

Regarding claim 1, An organic field effect transistor (10, 20, Fig. 1) including a gate (18, 28, Fig.1) comprising:

at least

a first electrode layer forming a source or a drain electrode (14, 15, Fig. 2a, column 5 lines 15-30, 47-55) <u>each</u> and having multiple sides a semiconducting layer (5, Fig. 1, column 5 lines 15-30) an insulator layer (6, Fig. 1, column 5 lines 15-30); and

one of the source and drain electrode in the first electrode layer surrounding the respective other electrode of the <u>first</u> electrode layer in a two-dimensional manner with

Art Unit: 2822

the exception of one of said sides of the other electrode (14, 15, Fig. 2a, column 5 lines 15-30, 47-55)

a second electrode layer forming a gate electrode(18, 28), the semiconducting layer (5) exhibiting a current channel in the presence of an applied voltage and wherein the second electrode layer(completely overlies the current channel and overlies a portion of the source or drain electrodes of the first electrode layer, the overlying portion with respect to the source or drain electrodes having a width in the range from 0 to 20 pm and having a length in the range of the length of the current channel; (Fig. 1 column 5 lines 10-40)

Hart discloses the claimed invention in claims 3 and 11 except for the additionally covered part having a width in the range from 0 to 20 μ m and having a length in the range of the length of the current channel. It would have been obvious to one having ordinary skill in the art at the time the invention was made to use the range from 0 to 20 μ m, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233.

whereby a u-shaped and/or meandering current channel (Fig. 2a), which begins and ends on one of said sides of the electrode of the first electrode layer, is formed in the

A (1 1 1 1 0 0 0

Art Unit: 2822

semiconducting layer, please note that the examiner is referring to the area between the two electrodes.

Regarding claim 2, The OFET as claimed in claim 1 wherein, in the first electrodes layer respectively bounds the other electrode layer on three of four sides (Fig.2a)

Regarding claim 5 and 14, An integrated circuit having at least two OFETs (10, 20, 30) as claimed in claim 1 wherein the at least two OFETs are arranged into a NAND (51) or NOR gate such that the one sides of the two OFETs are respectively opposite one another. (Fig. 2 column 5 lines 46-60)

Regarding claim 6, 17, the integrated circuit as claimed in claim 5; including connecting lines (39) and/or inputs (19, 29) and outputs respectively situated in a region between the one sides.(Fig. 2 column 5 lines 50-65)

Regarding claim 9, the integrated circuit as claimed in claim 5 including a throughcontact (42) in said first electrode layer (Fig. 2a column 5 lines 50-60)

Regarding claim 10 The integrated circuit as claimed in claim 9, wherein the through-

Art Unit: 2822

contact (42) extends at least to one further side of the OFET other than said one side (Fig. 2a column 5 lines 50-60)

Regarding claim 15, Hart discloses an integrated circuit having at least two OFETs (10, 20, 30) as claimed in claim 3 wherein the at least two OFETs are arranged into a NAND (51) or NOR gate such that the one sides of the two OFETs are respectively opposite one another. (Fig. 2 column 5 lines 46-60)

Regarding claim 18, the integrated circuit as claimed in claim 15; including connecting lines (39) and/or inputs 19, 29) and outputs respectively situated in a region between the one sides.(Fig. 2a column 5 lines 50-65).

3. Claims 4, 7, 8, 12, 13, 16, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hart as applied to claims 1 and 3 above in view of Ahn et Al. (U.S. Patent 6, 559, 920).

Regarding claims 4, 7, 8, 12 and 13, Hart discloses the claimed invention except for the holes and/or interruptions present in the semiconductor layer and/or between the one sides. Ahn teaches that it is known to have holes and/or interruptions are in the semiconductor layer (202, Fig. 5B, 5D column 5 lines 9-11). It would have been obvious

Art Unit: 2822

to one having ordinary skill in the art at the time the invention was made to incorporate holes and/or interruptions as taught by Ahn, since Ahn states at column 5 lines 10-11 that such a modification would decrease leakage current.

Regarding claim 16, Hart discloses an integrated circuit having at least two OFETs (10, 20, 30) as claimed in claim 4 wherein the at least two OFETs are arranged into a NAND (51) or NOR gate such that the one sides of the two OFETs are respectively opposite one another. (Fig. 2A column 5 lines 46-60)

Regarding claim 19. Hart discloses the integrated circuit as claimed in claim 5; including connecting lines (39) and/or inputs (19, 29) and outputs respectively situated in a region between the one sides.(Fig. 2a column 5 lines 50-65)

Response to Arguments

Applicant's arguments with respect to claims 1,2,4-10,12-20 have been 4. considered but are most in view of the new ground(s) of rejection.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time 5. policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Application/Control Number: 10/541,957

Art Unit: 2822

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Swapneel Chhaya whose telephone number is 571-270-1434. The examiner can normally be reached on Monday- Thursday 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number: 10/541,957

Art Unit: 2822

Page 8

SC

Zandra V. Smith
Zandra V. Smith
Supervisory Patent Examiner

2000

2000